

What is claim d is:

Fig. 1 1. A modulator comprising:

a PLL circuit which detects a phase difference between an input signal and
110
a reference signal,

5 an AGC circuit which controls a gain of a modulating signal and outputs a
140 130
control signal, and

output of 140

a voltage controlled oscillation circuit which controls an oscillation frequency
120
of a signal outputted from said PLL circuit based on said control signal,

wherein said voltage controlled oscillation circuit includes:
120

10 a first voltage controlled reactance unit which inputs said signal outputted
121
from said PLL circuit,
110

a second voltage controlled reactance unit which inputs said control signal,
122
and

a high-frequency oscillation circuit connected in parallel with said first and
124
15 second voltage controlled reactance units, which outputs said input signal.

2. The modulator as claimed in Claim 1, wherein the first voltage controlled
reactance unit includes a first varactor diode and a second varactor diode,
wherein the cathodes of the first varactor diode and second varactor diode are
20 connected each other, and the signal outputted from the PLL circuit is inputted

where the cathodes are connected each other.

- D 3. The modulator as claimed in Claim 2, wherein the second voltage controlled reactance unit includes a third varactor diode and a fourth varactor diode, wherein the cathodes of the third varactor diode and fourth varactor diode are connected each other, and the control signal is inputted where the cathodes are connected each other.

- 10 4. The modulator as claimed in Claim 2 or Claim 3, wherein the PLL circuit includes an oscillator that generates the reference signal, a frequency divider that divides the frequency of the input signal to output a frequency divided signal, and a comparator that compares the reference signal and the frequency divided signal to detect a phase difference between both.

- 15 O 5. The modulator as claimed in Claim 4, wherein the AGC circuit outputs the control signal on the basis of the frequency divided signal.

- 20 6. The modulator as claimed in Claim 2 or Claim 3, wherein the AGC circuit outputs the control signal on the basis of the signal outputted from the PLL circuit.

10~ 7. The modulator as claimed in Claim 1, wherein the first voltage controlled reactance unit includes a first varactor diode and a first capacitor, wherein the cathode of the first varactor diode is connected to one end of the first capacitor, and the signal outputted from the PLL circuit is inputted where the cathode and
5 the one end are connected each other.

8. The modulator as claimed in Claim 2, wherein the second voltage controlled reactance unit includes a second varactor diode and a second capacitor, wherein the cathode of the second varactor diode is connected to one
10 end of the second capacitor, and the control signal is inputted where the cathode and the one end are connected each other.

9. ~~The modulator as claimed in Claim 7 or Claim 8, wherein the PLL circuit includes an oscillator that generates the reference signal, a frequency divider that divides the frequency of the input signal to output a frequency divided signal, and a comparator that compares the reference signal and the frequency divided signal to detect a phase difference between both.~~

10. The modulator as claimed in Claim 9, wherein the AGC circuit outputs
20 the control signal on the basis of the frequency divided signal.

sub 4

11. The modulator as claimed in Claim 7 or Claim 8, wherein the AGC circuit outputs the control signal on the basis of the signal outputted from the PLL circuit.

5 Fig. 5 12. A modulator comprising:

a PLL circuit that detects a phase difference between an input signal and a reference signal,

10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500
505
510
515
520
525
530
535
540
545
550
555
560
565
570
575
580
585
590
595
600
605
610
615
620
625
630
635
640
645
650
655
660
665
670
675
680
685
690
695
700
705
710
715
720
725
730
735
740
745
750
755
760
765
770
775
780
785
790
795
800
805
810
815
820
825
830
835
840
845
850
855
860
865
870
875
880
885
890
895
900
905
910
915
920
925
930
935
940
945
950
955
960
965
970
975
980
985
990
995

a selection circuit that outputs control signals on the basis of a signal outputted from the PLL circuit, and

10 a voltage controlled oscillation circuit that controls an oscillation frequency of the signal outputted from the PLL circuit on the basis of the control signal,

wherein the voltage controlled oscillation circuit includes:

a first voltage controlled reactance unit that inputs the signal outputted from the PLL circuit,

15 second and third voltage controlled reactance units that input the control signals, and

a high-frequency oscillation circuit connected in parallel with the first, second, and third voltage controlled reactance units, which outputs the input signal.

20

13. The modulator as claimed in Claim 12, wherein:

the first voltage controlled reactance unit includes a first varactor diode and a second varactor diode, in which the cathodes of the first varactor diode and second varactor diode are connected each other, and the signal outputted from the PLL circuit is inputted where the cathodes are connected each other;

the second voltage controlled reactance unit includes a third varactor diode and a fourth varactor diode, in which the cathodes of the third varactor diode and fourth varactor diode are connected each other, and the control signal is inputted where the cathodes are connected each other; and

the third voltage controlled reactance unit includes a fifth varactor diode and a sixth varactor diode, in which the cathodes of the fifth varactor diode and sixth varactor diode are connected each other, and the control signal is inputted where the cathodes are connected each other.

14. The modulator as claimed in Claim 13, wherein the PLL circuit includes an oscillator that generates the reference signal, a frequency divider that divides the frequency of the input signal to output a frequency divided signal, and a comparator that compares the reference signal and the frequency divided signal to detect a phase difference between both.

15. The modulator as claimed in Claim 13, wherein the selection circuit outputs the control signal to the second voltage controlled reactance unit, when a voltage level of the signal outputted from the PLL circuit is higher than a threshold level, and outputs the control signal to the second and third voltage controlled reactance units, when the voltage level of the signal outputted from the PLL circuit is lower than the threshold level.

Fig. 6 16. A modulator comprising:

a PLL circuit that compares phases of a reference signal and a frequency divided signal in which a frequency of an input signal is divided, and outputs a phase difference signal,

a selection circuit that outputs control signals on the basis of the frequency divided signal, and

a voltage controlled oscillation circuit that controls an oscillation frequency of the phase difference signal on the basis of the control signal,

wherein the voltage controlled oscillation circuit includes:

a first voltage controlled reactance unit that inputs the phase difference signal,

second and third voltage controlled reactance units that input the control signals, and

a high-frequency oscillation circuit connected in parallel with the first, second, and third voltage controlled reactance units, which outputs the input signal.

5 17. The modulator as claimed in Claim 16, wherein:

the first voltage controlled reactance unit includes a first varactor diode and a second varactor diode, in which the cathodes of the first varactor diode and second varactor diode are connected each other, and the phase difference signal is inputted where the cathodes are connected each other;

10 the second voltage controlled reactance unit includes a third varactor diode and a fourth varactor diode, in which the cathodes of the third varactor diode and fourth varactor diode are connected each other, and the control signal is inputted where the cathodes are connected each other; and

the third voltage controlled reactance unit includes a fifth varactor diode and
15 a sixth varactor diode, in which the cathodes of the fifth varactor diode and sixth varactor diode are connected each other, and the control signal is inputted where the cathodes are connected each other.

18. The modulator as claimed in Claim 17, wherein the PLL circuit includes
20 an oscillator that generates the reference signal, a frequency divider that divides

the frequency of the input signal to output the frequency divided signal, and a comparator that compares the reference signal and the frequency divided signal to detect a phase difference between both.

- 5 19. The modulator as claimed in Claim 17, wherein the selection circuit outputs the control signal to the second voltage controlled reactance unit, when a voltage level of the phase difference signal is higher than a threshold level, and outputs the control signal to the second and third voltage controlled reactance units, when the voltage level of the phase difference signal is lower than the
- 10 threshold level.